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[571 ABSTRACT 
A module failure isolation circuit for paralleled invert- 
ers senses and averages the collector current of each 
inverter power transistor and compares the collector 
current of each power transistor with the average col- 
lector current of all power transistors to determine 
when the sensed collector current of a power transistor 
in any one inverter falls below a predetermined ratio of 
the average collector current. The module associated 
with any transistor that fails to maintain a current level 
above the predetermined ratio of the average collector 
current is then shut off. A separate circuit detects when 
there is no load, or a light load, to inhibit operation of 
the isolation circuit during no load or light load condi- 
tions. 
8 Claims, 2 Drawing Figures 
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SUMMARY OF THE INVENTION 
In accordance with the present invention a plurality 
of inverter modules connected in parallel to load, each 
5 module having two output power transistors connected 
in a pUSh-pull fashion to an Output transformer, are 
connected to a circuit for detecting the failure of any 
one power transistor to deliver current greater than 
some predetermined ratio of the average collector cur- 
10 rent of all power transistors of the multi-module system. 
Such a failure of any one module operates a switching 
means to shut down the module for at least as long as 
that failure condition continues. Means for sensing the 
collector current of each power transistor is connected 
for obtaining a signal proportional 
to a predetermined ratio of the average collector cur- 
rent of all power transistors in the multi-module system. 
The signal proportional to the collector current of the 
two power transistors in each module are then con- 
20 nected to means for comparing each of those two col- 
lector current signals with the ratio signal to determine 
when either one is less than the ratio signal. The output 
of the comparator actuates the switching means for 
shutting down base drive current to the power transis- 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended Claims. The invention will best be understood 
from the following description when read in connection 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of the present invention. 
FIG. 2 is a circuit diagram of an exemplary embodi- 
M O D U L ~  FAILURE ISOLATION CIRCUIT FOR 
. PARALLELEDINVERTERS 
ORIGIN OF INVENTION 
The inv&on described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautibs and Space Act of 1g58, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
This in6ention relates to multi-module paralleled 
inverter system and more particularly to a circuit for ,5 to averaging 
detecting when any one of the modules C O m ~ ~ t e d  in 
Parallel fails and isolating the failed module from the 
rest of the working modules [in order to shut down the 
module] for at least as long as the failure condition 
continues. 
The use of active redundant inverter modules con- 
nected in parallel to a load has become a well accepted 
practice in the power conditioning field for spacecraft 
application. The practice has gained wide acceptance 
due to the flexibility provided by the individual modules 25 tors of the failing module. 
for expanding, or reducing, power output capability, 
and for providing more reliable performance through 
redundant modules which can take Over the load when 
one or of the modules experiences Some failure. 
However, since the modules operate in parallel, there is 30 with the accompanying drawings- 
a possibility that failure of certain types in any one of 
the modules may result in a total system failure. For 
example, a total system failure could occur if the collec- 
tor circuit of any one of the two power output transis- 35 ment of the present invention. 
tors in a module opens. Total system failure occurs 
because the output transformer of the module having an 
open circuit in the collector of one power transistor will 
be driven into saturation since the other power transis- Referring now to FIG. 1 of the drawings, a plurality 
tor continues to operate in the normal manner. The 40 of modules 1 . . . N are connected in parallel with a load 
saturated transformer then b~COmes a very heavy load 10, each through an output transformer To having a 
for the output transformers for the other modules since secondary winding connected to the load through a fuse 
they are connected in parallel by their secondary wind- F1 and having two primary windings connected to a 
ings. This results in collector current having high spikes power source, VDC through two power transistors QA 
for each of the transistors operating in the other mod- 45 and QE. Connected in series with each primary winding 
ules. of the output transformer, To, is a current transformer, 
Such high spike collector currents could cause sec- Tc, used as a means for sensing the collector currents of 
ondary breakdown effects in the remaining transistors the Output Power transistors QA and QB. The collector 
and therefore possible total system failure. Breakdowns currents are rectified by diodes DA and DE and filtered 
could also occur with an open circuit in the base of a 50 by capacitors 11 and 12 to produce at junctions with 
winding of the output transformer. ~ l ~ h ~ ~ ~ h  fuse pro- tional to the collector currents sensed in module 1. The 
tection is provided between the secondary winding of same arrangement is provided for each of the remaining modules in the multi-module system such that, for each 
the Output transformer and the load' and between the 55 of the modules, two voltage signals are produced pro- 
power input, such protection may not operate as in- tors in the modules. 
tended to Prevent total system failure because the Cur- ~ 1 1  ofthe voltage signals vIA, v , ~ ,   . . vNA, vNEare 
rent spike may not have enough power to Open the fuse* connected to a circuit 15 for obtaining an average signal 
and Yet have enough Power to secondary break- 60 VaYg and a signal which is equal to Some predetermined 
down effects. This Problem of having the fuse Open in ratio, such as two-thirds, of the average of all collector 
time to prevent total system failure is aggravated by the currents. The voltage signals of each module are then 
practice of using slightly oversized fuses to permit some compared in a separate one of a filurality of cornpara- 
temporary overload operation. It would be desirable to tors, such as a comparator 16 for module 1 to determine 
sense a condition which may cause an overload opera- 65 when either of the two collector currents drops below 
tion and to remove the module having the condition the predetermined ratio of the average collector cur- 
from the system in order to prevent any possible total rents as determined by the circuit 15. The comparator 
system failure. then transmits a signal to a turn-off switch associated 
DESCRIPTION O F  PREFERRED 
EMBODIMENTS 
power transistor, or in either the primary Or secondary resistors l3 and l4 signals VIA and VIS Propor- 
primary Of the Output transformer and the DC portional to the collector currents to the power transis- 
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with the module comparator, such as a turn-off switch 23 and 24. When this is the case, the output level of the 
17 associated with the module 1 comparator. The turn- differential amplifiers connected to a common output 
off switch is thus actuated for at least as long as this terminal 27 is substantially that of a supply voltage, V,. 
condition continues to shut down base drive current to That output terminal is connected to a third differential 
both transistors of the module exhibiting this failure 5 amplifier 28 for comparison with a reference slightly 
condition. Since the two power transistors of that mod- lower than Vc derived from a voltage dividing network 
ule then cease to conduct, the turn-off switch will con- comprised of resistors 29 and 30. Therefore when the 
tinue to be actuated, thus keeping base current to the junction 21 is at substantially Vc during normal opera- 
power transistors shut off. In that manner, a module tion, the output of the differential amplifier 28 is near 
shut down remains shut down until the entire mul- 10 ground. That holds transistor 4 3  off. While that transis- 
timodule system is recycled, for example by momen- tor is turned off, diodes D1 and D2 are connected to an 
tarily shutting down the clock input signal to the mod- open circuit, Le. the diodes have no current path to 
ules which provides base drive current to alternately ground, so that the collector currents of the switching 
turn on the power transistors of each module. transistors Q1 and 4 2  are effective across the primary 
To prevent unintended operation of the failure isola- 15 windings of the transformer TI. That allows normal 
tion circuit under light or no loading conditions when operation of the inverter by supplying drive to the out- 
the difference between VIA or Vieand 8 V, might be put transistors. 
small enough to cause unintended operation, a no-load Whenever the sensed collector current of a power 
detector 18 is provided. This detector allows compari- transistor QA or QB falls below the predetermined ratio 
son of the system averaged voltage Vavg with a refer- 20 (8 in the illustrated example) of the system average, one 
ence voltage Vref which represents the average trans- input to either comparator 25 or 26 is lower than 8 Va,, 
duced magnetizing current of all the output transform- and the output of either comparator will fall toward 
ers of the entire inverter system. During normal loaded ground potential, while the other output will remain at 
operation, Va, exceeds the set value of Vie5 but under substantially V,. Coupling resistors 31 and 32 are of 
light or no load conditions, Va, drops below the level 25 equal value, so the junction 21 is driven to VJ2, and 
of Vref The output of the comparator then goes high. since this voltage is now lower than the reference de- 
That inhibits all of the module comparators under light rived from the voltage dividing resistor 29 and 30, the 
or no load conditions. output of the differential amplifier 28 goes high (sub- 
In practice, each inverter module is provided with its stantially VJ, thus turning on transistor 4 3  and provid- 
comparator logic and turn-off switch on the same 30 ing a path to ground for diodes DI and D2 to shunt 
printed circuit board. Since the averaging circuit and collector current away from the current pulse trans- 
no-lead detector are common to all modules, they may former TI. This turns off the power transistors QA and 
be provided on a separate printed circuit board. How- QB. Once both power transistors are turned off, the 
ever, since those functional blocks involve so few com- module is shut down, and will remain shut down since 
ponents, it is feasible to duplicate those functional 35 the collector current of each power transistor is below 
blocks on the printed circuit board for each module. the predetermined ratio of the system average. 
The redundancy thus provided makes the system more The no-load detector 18 is comprised of a differential 
reliable. amplifier 33 which compares the system average signal, 
A circuit diagram for the converter module 1, aver- Vavg, with a reference voltage less than V,derived from 
aging circuit 15, module comparator 16, module 1 turn- 40 voltage dividing resistors 34 and 35. During normal 
off switch 17 and no load detector 18 will now be de- operation, the system average will exceed the reference, 
scribed with reference to FIG. 2. The converter module and the output of the amplifier 33 remains at almost 
includes switching transistors Q1 and 4 2  driven by a ground potential, thus reverse biasing a diode D3 to take 
square wave clock input to drive the base currents of the no-load detector out of the circuit. Under light, or 
power transistors QA and QB through a current trans- 45 no load conditions, the system average will drop below 
former TI. Diodes D1 and D2, together with transistor the predetermined reference. The output of the ampli- 
Q3 constitute the module 1 turn-off switch. While that fier 33 then goes to almost the level of Vc to forward 
transistor is turned on by the module 1 comparator, the bias the diode D3 and clamp the junction 2l near the 
diodes are clamped to ground, thus blocking any base voltage V,level regardless of the state of the differential 
drive to the power transistors QA and QB. 50 amplifiers 25 and 26 which are comparing the collector 
To obtain a system average signal V u ,  all of the currents from power transistors of a given module with 
signals representing the collector currents of the power the system average. In that manner the failure isolation 
transistors are connected to a summing junction 20 by circuits for the modules are inhibited during a light or 
equal coupling resistors, such as resistors 21 and 22 for no load conditions. The inhibiting signal continues until 
the voltage signals VIA and VIE. A voltage dividing 55 normal load conditions are reached. 
network comprised of resistors 23 and 24 reduce the Although particular embodiments of the invention 
system average V, by the ratio 8. That ratio signal is have been described and illustrated herein, it is recog- 
then compared in a high gain differential amplifiers 25 nized that modifications and variations may readily 
and 26 with the signals VIA and Vie. In that manner, occur to those skilled in the art. It is therefore intended 
only a large difference between the system average 60 that the claims by interpreted to ,cover such modifica- 
signal VaVgand either the signal VIA or VlBwill produce tions and variations. 
a saturated output from either of the differential amplifi- 
ers. These differential amplifiers thus provide the dual 
comparison function, Le., these differential amplifiers 
constitute the module 1 comparator. 
In normal operation, signals VIA and VIB are higher 
than 8 V,, which is a fixed proportion of the system 
average by the ratio, 3 in this example, of the resistors 
What is claimed is: 
1. A module failure isolation circuit for paralleled 
means for sensing collector current of each inverter 
means for averaging the collector currents of all 
inverter modules comprising 
65 
power transistor, 
power transistors of said paralleled inverters 
I 
5 
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means for comparing the collector current of each to determine when said inverters are delivering current 
power transistor with the average collector current to a light load, or no load and means responsive to said 
of all power transistors to determine when the light-load comparing means for preventing any inverter 
sensed collector current of a power transistor in from being turned off when said inverters are delivering 
any one inverter falls below a predetermined ratio 5 current to a light load or no load. 
of the average collector current, and 5. A system as defined to claim 4 wherein each of said 
means responsive to said comparing means for shut- inverter turn-off means is comprised of a transistor bi- 
ting off each inverter module having a power tran- ased off and connected to respond to a failure indicating 
sistor which fails to maintain a current level above signal to shunt control signals for the operation of the 
said predetermined ratio of the average collector 10 associated inverter. 
current. 6. In combination 
2. A module failure isolation circuit as defined in 
claim 1 including means for detecting when there is a 
light load or no load condition, and means for inhibiting 
operation of the failure isolation circuit during a light 15 
load or no load condition. 
3. In a system having a plurality of inverters con- 
nected in parallel, each inverter having at least one 
power transistor for delivering current to a common 
load, apparatus for detecting when any one of the in- 20 
verters fails and to turn off the failing inverter, compris- 
ing 
means for detecting the current being delivered to the 
load by each inverter power transistor and for 
producing a voltage signal proportional thereto, 
means for determining the average of all voltage 
signals of the inverter system to produce a ratio 
signal proportional to a predetermined ratio of the 
average, where said ratio is equal to less than one, 
means for separately comparing said load signals with 30 
said ratio signal, and for producing a separate fail- 
ure indicating signal associated with each inverter 
producing a voltage signal which is less than said 
ratio signal, and 
separate means for each inverter responsive to a fail- 35 
ure indicating signal for turning off the associated 
inverter. 
4. A system as defined in claim 3, wherein said aver- 
aging means produces a signal proportional to the aver- 
age of all inverter voltage signals, including means for 40 
comparing said average signal with a predetermined 
a plurality of inverter modules connected in parallel 
to load, each module having two output power 
transistors connected in a push-pull fashion to de- 
liver current to said load, 
means connected to each power transistor for detect- 
ing the failure of any one power transistor to de- 
liver current greater than some predetermined 
ratio of the average collector current of all power 
transistors, and 
means responsive to the detection of a failure of any 
one power transistor of any one inverter module 
for shutting down the module for at least as long as 
that failure condition continues. 
7. The combination of claim 6 wherein said failure 
means for sensing the collector current of each power 
transistor and producing a voltage signal propor- 
tional thereto, 
means connected to each sensing means for obtaining 
a ratio signal proportional to a predetermined ratio 
of the average of said voltage signals, and 
separate means for comparing each of the two volt- 
age signals for each inverter with the ratio signal to 
determine when the inverter is failing because ei- 
ther voltage signal is less than the ratio signal. 
8. The combination of claim 7 wherein said means for 
means responsive to said comparing means for shut- 
ting down base drive current to both power transis- 
tors of the failing inverter module. 
25 
detecting means is comprised 
shutting down a failing module is comprised of 
reference signal representative of a light load condition * * * * *  
45 
50 
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